Networks-on-Chip From Implementations to Programming Paradigms
Auteurs : Ma Sheng, Huang Libo, Lai Mingche, Shi Wei
Rédacteur en Chef : Wang Zhiying
Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms.
This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs.
1 Introduction
Part One: Logic Implementations
2 A Single-cycle Router with Wing Channel
3 Dynamic VC Routers with Congestion Awareness
4 A NoC Topology with Virtual Bus
Part Two: Routing and Flow Control
5 Routing Algorithms for Workload Consolidation
6 Flow Control for Fully Adaptive Routing
7 Deadlock-free Flow Control for Torus NoCs
8 Delay Analysis based on the M/G/1/N Queuing Model
Part Three: Programming Paradigms
9 Support Cache-coherent Collective Communication
10 Optimizations to Exploit Communication Locality
11 Customizations for MPI Primitives
12 Conclusions and Future Work
Graduates in computer architectures, especially these whose research interesting focuses on Networks-on-Chip, and practicing engineer in computer architecture designs
Libo Huang received the B.S. and Ph.D. degree in computer engineering from National University of Defense Technology, PR China, in 2005 and 2010 respectively. From 2010, he was a Lecturer with the Department of Computer Science. His research interests include computer architecture, hardware/software Codesign, VLSI design, on-chip communication. He served as the technical reviewer of several conference and journals, e.g. MEJ, IJHPSA, ICCE 2010. Since 2004, he authored more than 20 papers in internationally recognized journals and conferences
Mingche Lai received the PhD degree in computer engineering from NUDT in 2008. Currently, he is an Associate Professor with College of Computer, NUDT, and employed to develop high-performance computer interconnection systems. Since 2008, he has also been a Faculty Member with National Key Laboratory for Parallel and Distributed Processing of China. His research interests include on-chip networks, optical communication, many-core processor architecture, hardware/software co-design. He is a member of the IEEE and ACM
Wei Shi received the PhD degree in computer Science from the National University of Defense Technology (NUDT) in 2010. Currently, he is an Assistant Professor of the College of Computer, NUDT, and employed to develop high-performance processors. His research interests include computer architecture, VLSI design, on-chip communication and asynchronous circuit techniques
Zhiying Wang received the PhD degree in electrical engineering from the National University of Defense Technology in 1988. He is currently a
- Provides thorough and insightful exploration of NoC design space. Description from low-level logic implementations to co-optimizations of high-level program paradigms and NoCs.
- The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design space
- Covers many novel and exciting research ideas, which encourage researchers to further delve into these topics.
- Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value.
Date de parution : 12-2014
Ouvrage de 382 p.
19x23.3 cm
Thèmes de Networks-on-Chip :
Mots-clés :
<; p>; Many-core Era; Communication Centric Cross-layer Optimization; Networks-on-Chip; Single-cycle Router; Wing Channel; Switch Allocation Inspection; Low Communication Latency; Dynamically-allocated VC; Congestion Awareness; Hierarchical Bit-line Buffer; Multicast Communication; Virtual Bus; Hierarchical Structure; Dynamic Configuration; Adaptive Routing Algorithm; Workload Consolidation; Port Selection Strategy; Flow Control; Fully Adaptive Routing; Deadlock Avoidance Theory; VC Re-allocation; Torus Networks-on-Chip; Deadlock Avoidance Theory; Buffer Utilization; Flow Control; Cache Coherence; Collective Communication; Message Combination; Balanced Buffer Utilization; MPI Primitive; Multicore; Virtual Bus; MPI Unit; MPI Commnication; Multicore; NoC; Adaptive Communication Mode; Communication Centric Cross-layer Optimization; Future Work<; /p>
